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 
Abstract—The proposed delta-sigma modulator (M) based 
signal acquisition architecture uses a differential difference 
amplifier (DDA) customized for dual purpose roles, namely as 
instrumentation amplifier and as integrator of M. The DDA 
also provides balanced high input impedance for signal from 
sensors. Further, programmable input amplification is obtained 
by adjustment of M feedback voltage. Implementation of other 
functionalities, such as filtering and digitization have also been 
incorporated. At circuit level, a difference of transconductance of 
DDA input pairs has been proposed to reduce the effect of input 
resistor thermal noise of front-end R-C integrator of the M. 
Besides, chopping has been used for minimizing effect of Flicker 
noise. The resulting architecture is an aggregation of functions of 
entire signal acquisition system within the single block of M, 
and is useful for a multitude of dc-to-medium frequency sensing 
and similar applications that require high precision at reduced 
size and power. An implementation of this in 0.18-μm CMOS 
process has been presented, yielding a simulated peak signal-to-
noise ratio of 80 dB and dynamic range of 109dBFS in an input 
signal band of 1 kHz while consuming 100 μW of power; with the 
measured signal-to-noise ratio being lower by about 9 dB. 
 
Index Terms—Analog front-end, analog to digital conversion, 
ADC, delta-sigma modulation, instrumentation amplifier, sensor 
interface, signal acquisition, signal conditioning. 
 
I. INTRODUCTION 
HE analog electrical signal obtained from a sensor (e.g., 
accelerometer, thermocouple, biosensor, gas sensor, etc.) 
is usually very weak in magnitude, and is required to be 
conditioned for improving its quality and making it suitable 
for feeding to an analog-to-digital converter (ADC) [1], [2]. 
The task of signal conditioning that includes amplification and 
filtering, and subsequent task of digitization, are performed by 
signal acquisition front-end (or, readout) system that acts as an 
interface between the sensor and the digital processor [2], [3]. 
Although the performance and complexity of such a front-end 
system is principally determined by its application, a typical 
architecture (Fig. 1) consists of an instrumentation amplifier 
(IA) capable of providing sufficient amplification to the weak 
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input signal from sensors, a low-pass filter (LPF) to remove 
high frequency noise components, and a programmable gain 
amplifier (PGA) stage for getting maximum output signal 
swing for input signals of varying strengths. Subsequently, the 
signal is passed through an anti-aliasing filter (AAF) and then 
digitized using ADC. The increasing popularity of portable 
sensor based devices demand compact analog front-end (AFE) 
with high power efficiency. 
A popular ADC type is Delta-Sigma () ADC suitable for 
low and medium frequency applications where accuracy is 
more significant than speed [3], [4].  ADC consists of two 
consecutive blocks, namely an analog  modulator (M) 
followed by a digital decimation filter. The M is made up 
of a loop-filter (low-pass filter (LPF), or integrator) and a 
coarse quantizer present in a negative feedback loop [4]–[6].  
Reported AFE architectures have clear demarcation among 
the ADC and preceding signal conditioning section. Thus, the 
usual front-end becomes a long chain of successive circuit 
blocks performing different functionalities (as illustrated in 
Fig. 1). A closer inspection reveals that some blocks used in 
the chain have similar function, like the low-pass filtering 
function of the IA can be utilized as the LPF required in the 
subsequent M; or equivalently, the input LPF stage of the 
modulator can be adapted to leverage the function of an IA as 
well. Hence, a judicious merging of the blocks/functions of the 
M and signal conditioner seems feasible, leading towards 
abridged hardware requirement. This is the basis of the present 
work that puts forward an integrated second-order M based 
precision signal acquisition architecture having potential for 
lower area and power requirement. To realize the loop-filter, 
instead of a conventional differential amplifier, we propose to 
use a differential difference amplifier (DDA) that is adapted to 
additionally serve the purpose of an IA by providing balanced 
high input impedance for the fully differential input signal, 
and lower input referred noise. Implementation of other AFE 
functions like programmable amplification, chopping, and 
filtering have also been incorporated. The resulting compact 
front-end architecture is suitable for power and cost efficient, 
high resolution, dc-to-medium speed applications. 
Delta-Sigma Modulator based Compact Sensor 
Signal Acquisition Front-end System 
Joydeep Basu and Pradip Mandal 
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Fig. 1. Typical sensor signal acquisition system architecture. 
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The rest of this paper is organized as follows. In Section II, 
M and perspective of its usage in signal acquisition systems 
have been discussed. In Section III, the proposed front-end 
architecture has been presented. Design of constituent circuit 
blocks of the proposed system have been discussed in Section 
IV. Simulation and measured results along with comparison 
with the reported literature have been provided in Section V. 
Finally, conclusion has been drawn in Section VI. 
II. BACKGROUND 
The presented signal acquisition AFE is based on the M 
topology. So, a brief overview of the standard architecture and 
operation of M is pertinent. In addition, the prospect of its 
application in signal acquisition has also been discussed here. 
A. The  Modulator/ADC 
A M performs oversampling as the sampling rate (fs) is 
higher than the corresponding Nyquist rate by a factor of OSR 
(oversampling ratio >>1) [4]–[7]. This reduces the amount of 
quantization noise within signal band. Further, quantization 
noise shaping also occurs, that pushes most of the noise out of 
passband. Then, the decimation filter removes noise out of the 
band of interest leading to significant enhancement of signal-
to-noise ratio (SNR). It also reduces output data rate (towards 
Nyquist rate) and increases the word length (resolution) of the 
ADC output. A typical discrete-time (DT) M (as in Fig. 2) 
consists of a DT loop-filter H(z) having low-pass filtering 
nature (frequently a switched-capacitor (SC) integrator) and a 
quantizer present in a negative feedback loop. The feedback 
forces the average of the digital-to-analog converter (DAC) 
output to be equal to the input signal. As the DAC output is 
nothing but analog version of what the M produces, thus, 
the modulator output is a digital bit stream whose average is 
an approximation of the input. Different M architectures 
have been reported for performance enhancement, including 
higher order modulators where a larger fraction of the total 
quantization noise power is removed out of the signal band, 
but might have stability-related problems [5], [6].  
Continuous-time (CT) version of M has a CT loop-filter 
H(s) (usually having R-C or gm-C integrator), and the sampler 
is relocated before the quantizer [5], [8]. In comparison to DT 
counterpart, benefits of CT M include a relaxed unity-gain 
frequency (UGF) requirement for constituent amplifiers or 
equivalently higher operating speed, lower power requirement, 
better noise immunity due to inherent anti-alias filtering, 
absence of kT/C sampling noise, and reduction of the noise 
generated from sampling process due to its shaping; and is 
suitable for the reduced supply voltages required for very deep 
sub-micron processes. In contrast, DT M achieves better 
linearity, tolerance to clock jitter, and higher accuracy of the 
filter transfer function that depends on capacitor ratios and 
scales proportionally with the applied clock frequency.  
ADCs with a hybrid continuous-discrete-time approach have 
also been reported that attempts to utilize the advantages of 
both the versions [6], [9]. Such a hybrid topology has been 
utilized in the present work as well. 
B.  ADC in Signal Acquisition Front-end 
 ADCs are utilized in the measurement of temperature, 
pressure, strain and vibration, bio-signal acquisition, audio 
recording, touch-screen sensing, battery management, and 
such other instrumentation that involves the measurement of 
low frequency signals (dc to a few 10s of kHz) with a high 
resolution of 12–18 bits in general [4], [10], [11].  ADC 
competes with successive approximation register (SAR) ADC 
that operates at a similar frequency range consuming quite 
lower power, but yields comparatively inferior resolution (8–
10 bits) [12]–[14]. However, the sensor signal is required to be 
amplified significantly before passing to ADC for achieving 
the necessary resolution, as SAR ADCs typically operate at 
substantially high signal levels. A high-pass filter (HPF) is 
also required to remove dc input component so that it does not 
clip or saturate the IA, and hence, the ADC [14], [16]. As time 
constant required of the HPF is quite high, the filter consumes 
large area. Besides, Nyquist rate sampling imposes stringent 
AAF requirements. So, considerable amount of analog signal 
processing gets involved before digitization of the signal using 
SAR ADC, the penalty for which is often not included in the 
ADC energy metrics [17]. In contrast, due to wider dynamic 
range (DR) of  ADC, it is possible to process the sensor 
signal with much lower amplification so that even presence of 
large dc-level in the signal would not drive the ADC into 
saturation. Hence, extra circuit blocks like the HPF, additional 
gain stage, and the steep AAF can be removed providing an 
overall reduction of complexity, size, and cost [15]. Also, dc 
information is not lost and can be used if needed. Moreover,  
 has higher tolerance to circuit non-idealities, component 
mismatch errors, and is highly linear by virtue of the negative 
feedback. Also, presence of the digital filter makes it highly 
flexible towards additional post-processing requirements. 
III. SYSTEM DESCRIPTION 
The proposed compact signal acquisition AFE architecture 
is depicted in Fig. 3. A fully-differential (FD) second-order 
single-loop 1-bit M design [7] has been used for simplicity. 
Two integrators have been used in cascade to constitute the 
loop-filter, followed by a 1-bit quantizer. A CT integrator has 
been used in the first stage paired with a DT integrator in the 
second stage. A single-bit DAC controlled by the state of the 
modulator digital output (Qp, Qn) provides the feedback signal 
to both the integrator stages. Using this topology, the M has 
been adapted to incorporate all functionalities related to signal 
 
Fig. 2. Block diagram of first-order discrete-time  ADC. 
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 
 
 
3 
acquisition, as will be described in the following sub-sections. 
A. Combined -Loop-filter and IA 
In contrast to conventional M topologies utilizing normal 
differential amplifier (opamp), we propose to implement the 
first integrator by a DDA based FD CT R-C integrator (as 
depicted in Fig. 3) [18] having the following transfer function. 
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(1) 
Here, A is voltage gain of DDA (for both of its non-inverting 
and inverting input ports). An illustrative magnitude frequency 
response of the integrator (along with open-loop response of 
constituent opamp) is provided in Fig. 4 (assuming integrator 
UGF of 5×10
4
 rad/s, opamp dc gain of 60 dB, and opamp 
UGF of 100 kHz.). Thus, in DDA R-C integrator, both signal 
paths from differential input ports Vi and Vf to the output Vo 
have poles at 1/(A+1)RC rad/s similar to that in normal opamp 
based R-C integrator. As A is large yet finite, quantization 
noise shaping can get degraded due to this pole. But, the effect 
is minimal if A≈OSR or larger [6]. Also, transfer function from 
Vi to Vo exhibits an extra zero at 1/RC rad/s. As this coincides 
with integrator UGF and is located at much higher frequency 
than input signal, the desired integrator transfer function (i.e., 
–20dB/decade slope) is obtained for signals fed to either of the 
two input ports albeit with a difference in polarity. 
The described DDA based integrator is used to afford the 
functions of both IA and  loop-filter. That is, LPF function 
of IA and integrator functionality required for M have been 
incorporated into the first stage of the proposed system. Note 
that input signal (Vip, Vin) from sensor is directly fed to non-
inverting input pair of the DDA, while the R-C feedback-
network (for integrator functionality) is connected at inverting 
input terminals. The inverting integrator action at the port (Vfp, 
Vfn) is conveniently utilized to act as the feeding point for the 
DAC analog output required for modulator negative feedback. 
Thus, the input signal source remains isolated from the R-C 
network (in contrast to reported R-C integrator based CT 
Ms [6], [19]) ensuring balanced high impedance for the FD 
input, which is an important requisite of IA. Moreover, the 
proposed circuit avoids the need of a pair of large valued 
resistors having chip area and thermal noise implications [8]. 
Further, as the input common-mode (CM) voltage of the DDA 
can include either of the supply rails, the requirement of wide 
input CM range of an IA is also satisfied. Since the first stage 
of a signal-chain contributes most to the total noise of the 
system, emphasis must be given to reduce its noise. Chopping 
modulation might be incorporated in the DDA-based first 
integrator particularly for acquiring signals at low frequencies. 
This shifts the amplifier-induced Flicker (1/f) noise and dc-
offset out of the signal band, which subsequently get removed 
by low-pass filtering action of the later stages [14]. 
Thermal noise from input resistors of R-C integrator is also a 
major contributor to overall noise. This has been reduced by 
employing an intentional difference between transconductance 
(gm) of the input pairs at the non-inverting port (gmi) and the 
inverting port (gmf) of the DDA (as depicted in Fig. 3). By 
having a lower gmf than gmi, the input referred noise due to the 
input resistors gets scaled down by the ratio of these gms (i.e., 
gmi/gmf). Input-referred noise of the feedback DAC also gets 
reduced due to same reason. This proposed scheme is unique 
in contrast to the recently reported design [20] that also adapts 
a DDA for use in a M, some other distinguishing features 
being the usage of choppers and voltage feedback DAC. 
 A switched-capacitor DT integrator has been used as the 
second integrator that samples the first integrator output using 
clock φs at rate fs. Both the CT and DT integrators have been 
 
Fig. 3. Schematic diagram of proposed second-order  modulator based compact signal acquisition front-end. 
 
 
Fig. 4. Frequency response of DDA R-C integrator and constituent opamp. 
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preceded by gain (G) of 0.5 to avoid possibility of overloading 
[7]. Also, UGFs of the integrators have been set to be equal at 
DTUGF
s
CTUGF
T
G
RC
,,
1
   (2) 
with Ts=1/fs being the time-period of the oversampling clock. 
 Fig. 5 shows an equivalent representation of the proposed 
system. The effect of the high frequency zero from port Vi to 
port Vo of the DDA R-C integrator has been neglected for 
simplicity. The quantization error E has been modeled by an 
additive white-noise source, while G is the integrator scaling 
coefficient. The variable feedback voltage has been modeled 
by the factor N, while the factor n models the lowered gm of 
the inverting input pair of the DDA. 
B. Programmable Gain Amplification 
In the proposed topology, the feature of adjustable gain is 
obtained by appropriately adjusting the voltage levels (Vfp, Vfn) 
of the feedback signal in tune with the input signal level from 
the sensor. That is, for low-level input to the modulator, the 
feedback voltages (to both the stages) can be suitably scaled 
down thereby maintaining the SNR level [21]. So, a desired 
signal gain of N is equivalent to an attenuation factor 1/N of 
the feedback DAC voltage as depicted in Fig. 5. From this 
model, and considering a DT equivalent for the CT first stage 
integrator for simplicity (and n=1), the modulator input-output 
transfer function can be expressed as follows. 
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The terms with Vi and E denote the corresponding signal and 
quantization noise constituents at the output (their ratio being 
the signal-to-quantization-noise ratio). Thus, when feedback is 
attenuated (i.e. N>1, for low magnitude input signals), Vi 
undergoes amplification by N keeping the SNR unchanged. 
For very low input levels, it becomes practically difficult to 
reliably generate the matching low feedback voltage. Instead 
of reducing the feedback, the proposed scheme of lowering the 
DDA gain for only the input pair in the feedback signal path 
(by lowering gmf) helps. This attenuation is indicated by the 
factor 1/n in Fig. 5. As the sampling rate is much higher than 
the signal frequency, so, the approximation z=exp(jωTs)≈1 can 
be used yielding the transfer function as in (4). So, the net 
programmable amplification available is nN. 
E
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(4) 
C. Low-pass Filtering 
The low-pass nature of the CT first stage integrator enables 
inherent anti-aliasing property by attenuating out-of-band high 
frequency interferers before sampling occurs at the input of 
the DT second stage. In addition, as the signal is sampled at a 
frequency much higher than its bandwidth, so, the requirement 
of an explicit AAF preceeding this system becomes redundant. 
A chopper-spike LPF after the anti-chopper at the DDA 
output is also not necessary as the clocking scheme has been 
implemented in a manner such that the anti-chopped signal 
gets sampled  by the subsequent DT stage at the middle of the 
chopping clock phase, when the signals have settled after the 
chopping activity, thus avoiding sampling of voltage spikes. 
D. Additional Aspects 
The proposed system produces single-bit digital data that 
represents the input signal. A multi-bit implementation of the 
quantizer can also be employed for enhancing SNR by virtue 
of its lower in-band quantization noise, reduced sensitivity to 
clock jitter, and improved loop stability allowing aggressive 
noise-shaping in higher order designs. But, the nonlinearity of 
associated multi-bit DAC entails additional circuitry like 
dynamic element matching logic and the like [8]. Clock jitter 
(and also, the excess loop delay) issue of CT Ms is not a 
concern in the low frequency of operation, and also because 
the proposed system is a hybrid and lower order  [6]. So, a 
single-bit quantizer has been used in this design for its high 
linearity along with reduced complexity, chip area, and power 
consumption. Besides, single-bit quantizer and feedback DAC 
also facilitate porting of the design to lower supply voltages, 
hence, yielding even better power efficiency. 
The M can be coupled with standard decimation filter to 
realize ADC. As realization of such a filter in digital domain is 
quite straightforward, so the present work does not focus on 
design of the same. Further, instead of SC integrator in the 
second stage, a CT integrator can also be used in the presented 
architecture. Also, proposed DDA-based integrator can as well 
be used for its discussed benefits in other M topologies, 
like higher-order/multi-bit, single-loop and cascade (or multi-
loop) systems for achieving higher dynamic range. 
IV. CIRCUIT DESIGN AND SIMULATION 
The proposed readout front-end has been implemented at 
transistor level in 0.18-μm CMOS technology for evaluating 
the performance. The supply voltage is 1.8 V. The objective is 
to acquire signals in dc to 1 kHz range achieving a peak SNR 
of 80 dB, while limiting the power consumption to 100 μW. 
Main constituent blocks of the system and related design 
challenges have been discussed in the following sub-sections. 
A. CT First Stage 
The first integrator is DDA based active R-C integrator with 
chopping modulation, as in Fig. 6(a). The DDA has been  
Fig. 5. Equivalent block diagram of the proposed  modulator. 
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5 
designed using FD folded cascode (FDFC) topology, as shown 
in the schematic in Fig. 6(b). As the opamp in the first stage 
has highest performance requirement, it consumes major part 
of the modulator power. It is also the circuit noise from M 
first stage, namely, thermal noise of integrator input resistors 
and feedback DAC, and noise of the DDA that dominates. It is 
because this noise does not get shaped by  loop unlike noise 
from subsequent stages. Hence, it defines the input-referred 
noise, and consequently, the achievable SNR of the modulator.  
The UGF of the opamp of CT first stage is required to be of 
the order of fs [6], [19]. As too high gain is unnecessary, so, 
only a single stage has been used in the amplifier for power 
efficiency, and for ease of ensuring stability of the CM and 
differential feedback loops around the opamp. The input 
differential pairs (M1–M4) being one of the primary noise 
contributors, PMOS has been favored over NMOS for their 
realization in order to lower the 1/f noise. The noise of the bias 
transistors (M5, M6, M11 and M12) can be reduced by reducing 
their gm within required overdrive voltage limit. In contrast, 
cascode devices (M7–M10) produce much less input-referred 
noise due to source degeneration. Moderate to weak inversion 
(or, subthreshold) region of operation of the input transistors 
has been utilized for greater transconductance efficiency 
(gm/ID) [14], [19]. This is well suited for the low-power and 
modest bandwidth requirements of present acquisition system. 
An option to reduce the DDA gain (A) for its second input 
pair (that receives the feedback signal) is required to lower the 
input-referred noise of the resistors of the R-C integrator and 
the feedback DAC, and also for the programmable gain action, 
as discussed earlier. This has been realized as shown in Fig. 
6(b), through suitable reduction of corresponding bias current 
by means of turning the PMOS switch M16 OFF. The switch 
must have a big enough aspect-ratio for lower resistance, so as 
to minimize the current mismatch between the two input pairs 
of the DDA. Source degeneration of this input pair can also be 
utilized alternatively (or, in combination with the current 
tuning) in order to achieve the gain reduction. Although the 
input range of the open-loop transconductor gmi is limited 
because of its linearity, nonetheless, this is not an issue as the 
expected input level is also low for the present application. 
Another aspect is the probable input CM mismatch between 
the DDA input pairs gmi and gmf. However, it has been verified 
from simulation that there is no appreciable effect on the 
system performance for a mismatch of up to ±10% between 
the respective CM levels. 
Differing from the usual CT opamp usage, a SC common-
mode-feedback (CMFB) circuit has been used for stabilizing 
the DDA output CM as seen in Fig. 6(c). This is better than a 
CT CMFB in terms of  linearity, power consumption, and loop 
stability; and helps to achieve much higher DDA output swing 
such that higher levels of input signals can be processed as 
well. Relative sizing of the switched capacitors (CS) and the 
non-switched CM-sensing capacitors (CC) involves a trade-off 
[22]–[24]. Having CS bigger (~5x) than CC results in quicker 
settling of the output CM after start-up and lower steady-state 
errors. But, the settling time at each clock cycle will be more. 
In contrast, a smaller CS not only reduces capacitive loading of 
the opamp, but, also lowers the equivalent SC resistive loading 
that tends to degrade the opamp dc-gain [22]. Preventing the 
latter is important as any reduction in dc-gain of constituent 
amplifier causes shifting of the integrator pole away from dc, 
deteriorating the modulator’s noise shaping performance. The 
capacitor values chosen here are CS=20 fF and CC=100 fF. The 
value of CS being somewhat small might get affected due to 
parasitic capacitance and process variations. However, it has 
been verified from simulation that the effect of any resultant 
skew between the two switched capacitors on the overall 
system performance is negligible. The switches have been 
realized by CMOS transmission gate (TG) using minimum 
sized transistors for diminishing the effect of charge injection 
on produced feedback voltage (Vfb). The complementary non-
overlapping clocks (φs & φs¯) used in subsequent DT second 
 
Fig. 6. CT first stage: (a) chopped DDA based R-C integrator, (b) DDA circuit topology with gain-control for inverting input differential pair, (c) switched 
capacitor CMFB circuit used to stabilize the output common-mode voltage of the DDA, and (d) relation between the sampling and chopping clock phases. 
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integrator have been used to control switches of this CMFB. 
The first integrator has been chopper stabilized by using 
crossed switches that periodically invert the signals at the 
input and output ports of the DDA, as depicted in Fig. 6(a). 
Chopping in M is typically done at half the oversampling 
rate as it yields better noise removal compared to a lower 
chopper frequency (such as fs /4, fs /8,…) [25], [26]. However, 
the output spectrum of a modulator contains large amount of 
noise at out-of-band frequencies, particularly at fs/2. Due to 
any parasitic coupling of the fs/2 chopping clock into the M 
output or feedback branches, down modulation of the high 
frequency noise existing at fs/2 harmonics into the baseband 
might occur. This noise in turn affects at the feedback input of 
the modulator, thereby degrading the SNR [27], [28]. To avoid 
this in the present system, chopping has been done at fch=fs. 
Further, chopping operation is performed at the middle of the 
sampling clock phases as illustrated in Fig. 6(d). This provides 
enough time for the DDA to settle from disturbances (at both 
the input and output ports) as caused by chopping, and thereby 
prevents sampling of chopper spikes by next integrator stage. 
The chopper switches have been realized with CMOS TGs 
carefully sized to avoid non-linearities caused by them. 
The AFE in this work (or, the first stage) has been designed 
to have a dc-coupling, so that it can process both ac and dc 
input signals. But, if required for a particular application, the 
topology can be augmented to ac-coupled using techniques as 
in [16], [29]. In general, ac-coupled IA is favoured for bio 
signals that can have large differential dc offset. In contrast, 
sensors like strain gauge, accelerometer, thermocouple, Hall 
sensor, resistance temperature detector, etc. can produce dc 
output as well and does not have dc offset voltage. 
B. Device Noise Analysis 
Voltage noise power spectral density (PSD) due to device 
noise sources at the DDA R-C integrator output is given by 
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Here, SDDA,th represents the thermal noise PSD of the DDA 
referred to its non-inverting input, and fc represents the corner 
frequency at which the 1/f noise spectrum equals its thermal 
noise PSD. Thus, at very low frequencies, Flicker noise of the 
DDA dominates, while the spectrum becomes white towards 
high frequencies. Now, if the integrator is chopper modulated, 
the resultant PSD at output node can be derived as follows. 
Here, only the chopper modulated noise component at the first 
harmonic at f=fch has been considered. 
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Noise simulation results for the integrator presented in Fig. 7 
correspond well with these theoretically derived expressions. 
Using the output PSD, the input-referred noise PSD of the 
chopped DDA based integrator can be derived as follows 
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(7) 
Thus, it is obvious that thermal noise of the resistors (R) and 
DDA are required to be decreased in order to reduce noise of 
the chopped integrator. Thermal noise from the input resistors 
being a dominant noise source, determines the upper limit of R 
that can be used [6]. However, the proposed usage of different 
gm for the two input pairs of the DDA leads to different gains 
from the two input pairs to the DDA output. Say, Ai and Af are 
the gains from the non-inverting input and the inverting input 
respectively to the output; with Ai being greater than Af. Thus, 
the input referred noise due to the resistors gets scaled down 
by the ratio of the associated gains, consequently reducing the 
output noise as evident from the corresponding noise PSD 
provided below (and also from the plot in Fig. 7). 
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(8) 
Noise generated by the inverting input pair transistors also 
gets scaled down by the same factor when referred to the non-
inverting input port, consequently, reducing SDDA,th as well. 
Hence, a substantial lowering of the device noise of the first 
stage integrator can be achieved by means of using the DDA 
based R-C integrator with skewed transconductances for its 
two input pairs. Additionally, when chopping is enabled, the 
device noise PSD at the output becomes as follows. 
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(9) 
Here also, the chopper modulated DDA noise component at 
the first harmonic (at f=fch) has only been considered for being 
the dominant term in comparison to all other harmonics. Also, 
the noise spectrum referred to the DDA non-inverting port is 
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7 
Thus, the input referred noise from the resistors indeed get 
scaled down by the ratio of the gains Af to Ai. It should be 
noted that increase in noise at higher frequencies (as in Fig. 7) 
due to the different gm technique will not affect the system 
performance as the input signal would always lie in the lower 
frequency zone where gain of the constituent opamp is high. 
C. Integrator R-C Selection 
Selection of suitable values of R and C for first integrator is 
important due to impact on the overall power, noise, and area 
of the system. A sampling frequency of 1 MHz has been 
chosen yielding an OSR of 500. Thus, from (2), RC=2Ts=2 μs 
for which R=100 kΩ and C=20 pF have been used. Although 
for second order M, maximum OSR of about 256 is enough 
as any further increase in fs does not reduce in-band noise due 
to dominance of circuit thermal noise over quantization noise 
[30]. Nonetheless, a somewhat large fs has been deliberately 
chosen in order to reduce the RC value, hence requiring less 
layout areas for the on-chip resistors and capacitors. Smaller 
valued resistor also produces lower thermal noise, and smaller 
load capacitor helps in achieving higher UGF of DDA. The 
capacitors have been realized using Metal-Insulator-Metal 
(MIM) capacitor for good voltage linearity and matching. The 
minimum DDA UGF required is of the order of fs [4], [19]. 
So, the gm required, and consequently the sizes of the input 
transistors are also large. Moreover, a large gmi helps to reduce 
the input referred noise, and larger transistor sizes reduce the 
Flicker noise and mismatch between the input devices. 
D. DT Second Stage 
The second integrator is a SC integrator having parasitic 
insensitive topology [6], realized using FDFC opamp with SC 
CMFB. Although the opamp UGF required for realizing a DT 
M is higher (for proper settling accuracy) than that for a CT 
version, the opamp requirements get relaxed beyond the first 
stage integrator due to the attenuation of corresponding noise 
and distortion by the preceding integrator(s) via noise shaping 
[5]. As with the first stage DDA, moderate inversion operation 
of the input differential pair has been used for higher energy 
and noise efficiency. The sizing of the CMFB capacitors and 
switches, and the clocking utilized for it are the same as that 
for the SC CMFB of the DDA as illustrated in Fig. 6(c). 
The gain G=0.5 at input of the integrator has been obtained 
by selecting capacitor values such that Ci/Cf=0.5. The kT/C 
thermal noise produced by sampling switch on-resistances is 
inversely proportional to sampling capacitor (Ci) value. But, 
large capacitances increase loading on opamp and fabrication 
area, leading to a trade-off in setting the capacitor values. As 
the noise contribution of the second stage integrator is small 
compared to first stage, hence, capacitors of the order of 1 pF 
are adequate. Due to larger parasitic capacitance to substrate 
from bottom-plate of MIM capacitors, opamp input terminals 
have been connected to the top-plate to reduce substrate noise 
getting coupled to the sensitive input; whereas, the bottom-
plate is driven either by the input voltage source or the opamp 
output. To control the sampling and integration operations of 
the integrator, non-overlapped clock phases φs and φs¯ along 
with corresponding delayed versions φsd and φsd¯  have been 
used, as shown in Fig. 6(d). Delaying of only the falling edges 
is sufficient for minimizing error due to signal dependent 
channel charge injection from the switches [6], [7]. To prevent 
harmonic distortion, linear TG switches for the integrator have 
been realized with transistors sized to keep the on-resistance 
approximately constant over the input voltage range. 
E. Current Mirror Bias Circuit 
Bias voltages for amplifiers in the system have been derived 
using self-biased wide-swing cascode Beta-multiplier current 
mirror circuit [23] as in Fig. 8. It is combination of NMOS 
wide-swing cascode current mirror comprising of transistors 
M1–M4 and an equivalent PMOS current mirror comprising 
M8–M11, connected as a positive feedback loop. The diode-
connected M5 generates the voltage VbiasnCas providing bias 
to the NMOS cascode transistors M1 and M4. Current for the 
biasing transistor is derived from the same bias-loop through 
M6 and M7. Diode connected M1 and M2 receives the current 
from output of the upper PMOS current mirror, and mirrors it 
to produce output current from M4 (and also yields Vbiasn). 
The PMOS half of the mirror operates likewise. Resistance Rβ 
and ratio of the sizes of M2 and M3 can be tuned to set the 
 
Fig. 8. Wide-swing cascode Beta-multiplier current reference circuit. 
 
Fig. 7. DDA integrator simulated output device noise PSD. 
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8 
current magnitude. The generated current is independent of 
supply-voltage (VDD) variations, and has good temperature 
behavior as well. Filtering capacitors (CF) ~ 1 pF have been 
utilized between the generated voltages and the supply rails to 
filter any high frequency noise. 
To prevent the possibility of the circuit being stuck at the 
unwanted stable operating point having zero current in all the 
transistors, a start-up circuit has been used as shown in Fig. 8. 
If this state occurs, then MS2 pulls the gates of MS3 and MS4 
towards VDD, thereby pulling gates of the PMOS transistors 
low. This starts flow of current in the circuit and it eventually 
settles to the desired state. Once in normal region of operation 
(i.e., non-zero quiescent current), MS1 (which is sized much 
stronger than MS2) becomes ON and turns OFF MS3 and MS4, 
thus, disabling the start-up circuit. A relatively big capacitor 
CSU ~ 5 pF has been added to extend the start-up duration, thus 
preventing oscillation in the start-up feedback loop. 
F. Quantizer 
A regenerative comparator comprising of a dynamic latch 
followed by a static NOR based SR-latch has been utilized for 
realizing the 1-bit quantizer [5]–[7], [31], as seen in Fig. 9. 
The comparator is strobed by SC integrator sampling-phase 
clock φs so as to generate a decision at the beginning of this 
phase when the preceding integrator output remains stable. 
The regeneration phase starts when φs goes high. The dynamic 
positive-feedback due to cross-coupled inverters (M1A/M2A & 
M1B/M2B) swiftly amplify the differential input voltage (Vinp, 
Vinn) into full-scale decision (output) voltage that is buffered 
and fed to the digital SR-latch. The current path between the 
supplies gets broken after a decision has been made. When the 
clock φs goes low, M5A & M5B turn ON causing the latch to 
reset, and both of its outputs (Vop, Von) are pulled low, and 
hence, the SR-latch preserves the state saved in the previous 
regeneration phase. Simultaneously, M4 turns OFF and snaps 
the positive feedback of the latch, and also the current path 
between supplies, thereby avoiding static power consumption. 
The devices M1A & M1B also provide adequate isolation of the 
input terminals from kickback disturbances from regeneration 
nodes [31] at the beginning of reset and regeneration phases. 
Size of the input pair (M3A & M3B) has been kept large 
enough (hence, having high gm) to produce adequate current 
for quick and proper regeneration, and reduce process induced 
mismatch. The switches (M5A, M5B and M4) are with minimum 
length to decrease their on-resistance and charge injection. To 
prevent ‘11’ input to SR-latch during the brief metastable state 
of the regenerative latch, PMOS transistors in the cross-coupled 
inverters need to be suitably larger than NMOS so that their 
threshold voltage (or, metastable level) becomes higher than 
the input threshold of the succeeding stage. Moderate sizing of 
the cross-coupled inverters ensures optimum capacitance at 
the nodes VoA and VoB for quick regeneration and reduced 
process sensitivity. The buffering inverters should be sized 
small to minimize effect of output-state dependent capacitive 
loading (of regeneration nodes) due to following SR-latch, that 
might affect the regeneration for low levels of differential 
input. Nonetheless, performance requirements of the quantizer 
is quite relaxed for single-bit Ms, as the non-idealities of 
this stage get largely suppressed by the preceding integrator 
stages in a manner similar to the quantization error. A pre-
amplifier may be additionally used before the dynamic latch to 
improve the comparator resolution while reducing the offset 
and kick-back from the regenerative latch. But, even without 
it, the topology is capable of achieving the required resolution, 
hence saving power [32]. 
G. Clock Generation 
Non-overlapping clocks that are never high at the same time 
and their delayed versions required for the operation of SC 
integrator and CMFB circuits, and the clocks required for the 
choppers have been generated on-chip using the circuit shown 
in Fig. 10. A complement version of each clock phase is also 
required for the TGs. The circuit receives external clock signal 
(at twice the required fs) and creates clock φfs at half the input 
rate and also π/2 phase-shifted complementary versions (φc 
and φc¯) required for chopping. Complementary versions of φfs 
are provided to a pair of NANDs gates that drive two delay 
lines interconnected by feedback paths, producing the non-
overlapped phases and their delayed versions [5], [6]. The first 
set in the cascade of inverters has an odd number of inverters 
and controls the non-overlap period; while the delaying of 
phases is produced by passing through the second set having 
an even number of inverters. Transistor aspect ratio and the 
number of inverters in these two sets have been designed in 
order to achieve desired non-overlap and delay periods. The 
second pair of NANDs ensure that only falling edges of the 
clocks get delayed. The nominal delay and non-overlapping 
times are 2.5 ns and 3 ns respectively, while the rise and fall 
 
Fig. 9. Circuit schematic of the regenerative feedback comparator. 
 
Fig. 10. Clock phase generator circuit schematic. 
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9 
times are around 40 ps. The capacitive load that each clock 
phase signal has to drive might differ significantly leading to a 
detrimental influence on the delays and non-overlap times. 
Hence, all generated clock phases have been buffered to get 
required fan-out before being fed to the application circuits. 
H. Reference Voltage Generation & DAC 
The reference dc voltage levels Vrefp and Vrefn required for 
feedback DAC as well as the CM voltage Vcm (=VDD/2) have 
been derived using the circuitry shown in Fig. 11(a). Multiple 
options of the reference levels (e.g., Vcm ± 20/50/100.. mV) are 
generated via a series of resistors between supply and ground, 
as required for the programmable gain feature which demands 
variable feedback levels. Depending on magnitude of the input 
signal, a particular set of reference voltages is required to be 
manually selected from the available options using appropriate 
MOS switches, and then buffered before being fed to M. 
Adaptive tuning can also be appended so that the voltages 
automatically get adjusted according to the input strength. 
The value of resistances in the ladder have been optimized 
to lower dc current while keeping their thermal noise in check 
(as the voltages are used for feedback DAC). Further, bypass 
capacitors (CF) have been added to the reference lines, that 
also reduce the effect of noise by restricting noise bandwidth. 
The output impedance of the buffers have been adequately 
lowered in order to avoid significant drops in the reference 
voltages [6], [33]. A FC opamp cascaded with an appropriate 
source-follower stage (as illustrated in Fig. 11(b)), in unity 
negative feedback has been used to realize the buffers of Fig. 
11(a). The resultant output impedance is the small source-
follower output impedance divided by the large loop-gain, 
which turns out to be of the order of a few ohms. Depending 
on whether the reference voltage level to be buffered is above 
or below Vcm, either PMOS or an NMOS source-follower stage 
has been employed to reduce systematic output offset in the 
buffered voltages. Regarding the buffer used for Vcm, an extra 
level-shifter stage has been added as in Fig. 11(b). Since the 
buffer loop-bandwidth is finite, its output impedance tends to 
increase at higher frequencies. Also, the generated voltages 
being used in SC circuitry, incur transient glitches and noise 
due to high frequency switching. To minimize such effects, 
large off-chip bypass capacitors (Cext) ~ 20 μF have been used. 
This also lowers the output impedance at high frequencies, 
and helps to compensate the negative feedback loop of the 
buffers as well. However, parasitic inductance of the package 
bond-wires (required for connecting the external capacitors) 
forms an under-damped parallel resonant circuit with on-chip 
capacitances [34]. Thus, whenever there is a current variation 
in the bond-wires due to switching in the SC circuits, the 
reference voltages tend to ring. To diminish such oscillations, 
parallel on-chip R-C damping networks as shown in Fig. 11(c) 
have been utilized [33]. MOS capacitor has been used in the 
damping circuit for Vcm for saving area as high linearity is not 
a requisite. However, as the difference between Vrefp and Vrefn 
may not be adequate to bias a MOS in strong-inversion, MIM 
capacitor has been used between those two references. The 
values of RD and CD have been suitably set using simulation 
for minimizing the settling time of ringing. 
The feedback non-return-to-zero (NRZ) DACs of Fig. 11(d) 
have been implemented with CMOS switches that select either 
of the two reference voltage levels (Vrefp and Vrefn), and are 
controlled by the single-bit digital output (Qp and Qn) of the 
modulator. Thermal noise from the DAC is a dominant source 
and should be lowered by using sufficiently large switches. 
V. SYSTEM PERFORMANCE AND COMPARISON 
Operation of proposed system architecture has been verified 
by behavioral modeling in MATLAB Simulink. Subsequently, 
circuit level simulation has been executed in Cadence Spectre 
for verification of performance. Further, parasitics extracted 
netlist from full-chip layout as designed for the proposed AFE 
 
Fig. 11. Reference voltage and DAC circuitry: (a) generation, selection and buffering of the desired voltage levels, (b) circuit used to realize the opamp of the 
Buffer-Mid analog-buffer, (c) RC damping networks, and (d) feedback DAC realization using CMOS switches. 
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Fig. 12. Picture of the test setup along with test board and fabricated die. 
 
has been simulated, and the results have been found to match 
well with that from corresponding schematic simulation. In 
this regard, it should be mentioned that standard physical 
design techniques have been adopted in preparing the layouts 
of the constituent blocks. This includes appropriate separation 
between the analog, digital, and mixed-signal constituent 
blocks (to protect sensitive analog from aggressor digital 
parts) and their power supplies, common-centroid layout and 
dummy placement for matched devices, having adequate 
number of n-well and p-substrate contacts in the form of rings 
to prevent the possibility of latch-up, symmetrical routing of 
differential signal traces, usage of bypass capacitors between 
VDD and Gnd, etc. Thereafter, the design has been fabricated 
in SCL’s (an Indian foundry Error! Reference source not 
found.) 0.18-μm CMOS process and the resulting test-chip 
has been characterized. Fig. 12 shows the corresponding die 
image and measurement setup. 
Transient simulation result of the designed M is provided 
in Fig. 13(a). This shows a FD sine input (Vip, Vin) of 854.5 Hz 
as provided to the system and the 1-bit digital output (Qp). Fig. 
13(b) shows the corresponding output as obtained from the 
test-chip, having the expected pulse-density modulated nature 
with relatively more number of ‘1’ bits when the input is high, 
more number of ‘0’ bits when the input is low, and almost 
equal number of ‘1’s and ‘0’s when the signal is in mid range. 
In order to find the system’s output SNR in presence of device 
noise sources, transient noise simulation [36] has been utilized 
in Spectre. Discrete Fourier Transform (DFT) has then been 
performed on the transient output for analyzing frequency 
components in the signal. The resultant 8192-point DFT plot 
utilizing Hanning window is presented in Fig. 14. It is evident 
that the fabricated chip exhibits a higher level of device noise 
than that predicted by simulation. 
An outline of the simulated performance of overall system 
is presented in Table I for an input signal amplitude of 71 mV 
at typical PVT (process, voltage and temperature) corner. 
Results both without and with device noise sources considered 
have been presented. The performance of the system has also 
been checked at a lower VDD of 1.2 V with correspondingly 
scaled input amplitude of 47 mV, the results of which are also 
provided in Table I. This proves the operational viability of 
the system at lower supply voltage, hence, yielding higher 
 
 
Fig. 13. Transient input and output (both simulated (a) and measured (b)) 
waveforms of the proposed system. 
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Fig. 14. Power spectral density (DFT) of the modulator output signal. 
TABLE I 
COMPLETE SYSTEM SIMULATED PERFORMANCE 
Parameter Specification 
Simulation  
(w/o noise)  
Simulation 
(with noise) 
Simulation 
(with noise)* 
Input Signal 
Bandwidth 
1kHz 
Input Signal 
Frequency 
~ 1kHz 854.5Hz 
Sampling 
Frequency 
1MHz 
OSR ~ 500 
SNR 74−86dB 92.6dB 80.1dB 80.5dB 
ENOB 12−14 bits 15.1 bits 13.0 bits 13.1 bits 
Power ~ 100W 98.4W 98.4W 66.4W 
 * This is using VDD of 1.2V; rest all data are at VDD of 1.8V 
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11 
power efficiency. The performance of the system has also 
been checked at all the significant PVT corners as in Table II, 
with nominal variation being observed across the different 
corners. Further, Monte Carlo mismatch analyses (with 100 
samples) have been performed on the constituent blocks as 
well as on the complete modulator. The results of the latter are 
provided in Fig. 15 (here device noise sources have not been 
enabled to save simulation time) showing only minor variation 
in performance due to mismatches. 
The variation of SNR with input signal amplitude from 
0dBFS to –80dBFS is provided in Fig. 16. In this plot, 0dBFS 
refers to a maximum input signal amplitude of 100 mV. The 
simulated DR of the present system is more than 80 dB (for 
maximum input level of 100 mV, without considering device 
noise sources to save simulation time). As the minimum test 
signal amplitude available from the utilized signal generator 
was only 25 mV, the measured DR plot could not be obtained 
at lower input amplitude levels. 
It must be emphasized that the system can process inputs 
over a much wider amplitude range due to the provision of 
variable feedback voltages, thereby, enabling PGA action. The 
corresponding simulation results (including device noise) are 
provided in Table III. Thus, peak SNR has been obtained at a 
minimum input amplitude of about 70.71 mV (at feedback of 
100 mV). Also, it was noted that the performance tends to get 
limited by third harmonic distortion at higher input magnitude 
to the DDA. The designed AFE can detect from a minimum 
input level of 0.001 mV to a maximum level of 300 mV, 
hence, yielding an overall DR of 109.54dBFS with respect to 
full-scale amplitude of 300 mV. However, this value could not 
be measured from test-chip due to limitation of instrument. 
A comparative analysis of the measured (and post-layout 
simulated) performance of the designed system with reported 
performance of similar Ms (all having comparable order 
and operating frequency) is presented in Table IV. Walden 
figure-of-merit (FOMW) expression [4] as given in (11) has 
been utilized for the comparison. For M, a smaller value of 
FOMW indicates better performance. Comparison has also 
been done using Schreier figure-of-merit (FOMS) [5] as in 
(12), for which a larger value indicates a more efficient ADC. 
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(12) 
It may be noted that, except for the design in [42], all other 
designs in literature require input signal with reasonably large 
amplitude to provide the quoted performance. In other words, 
in order to use those designs in a signal acquisition system, an 
accompanying suitable instrumentation amplifier is needed. 
Whereas, the present system can process inputs of much lower 
amplitude in comparison to the other systems in Table IV 
(except for [42] which has a comparable input amplitude, but 
much higher power and hence, inferior FOMW). Therefore, it 
should be highlighted that although the proposed system is a 
 converter, it embodies the additional function of sensor 
signal conditioning within the same FOM. The reason behind 
emphasis on simulated results throughout the paper (and not 
just the measured performance) is the process dependence of 
the amount of device noise that in turn, affects the obtainable 
SNR. Thus, it is believed that the same design can yield higher 
measured SNR if implemented in a better foundry (as also 
 
Fig. 15. SNR of the AFE as obtained from Monte Carlo simulation. Here, μ 
and σ denote the mean and standard deviation values respectively. 
 
 
Fig. 16. Output SNR versus the input signal level. 
TABLE II 
COMPLETE SYSTEM PERFORMANCE ACROSS PVT CORNERS 
NMOS PMOS Resistor 
VDD  
(V) 
Temp 
(°C) 
SNR 
(dB) 
ENOB 
(bits) 
Power 
(W) 
Comments 
T T T 1.8 27 80.1 13 98.4 Typical corner 
S F T 1.8 27 82.7 13.4 99 Operating pt. 
is okay across 
S-F & F-S F S T 1.8 27 79.4 12.9 103.8 
F F T 1.95 -20 83.2 13.5 91 
Highest speed 
corner 
S S T 1.6 125 81.7 13.3 94.8 
Slowest speed 
corner 
T T Min 1.8 27  83.5  13.6  111.2  
Not much 
change due to 
resistance 
variation 
T T Max 1.8 27  80.3  13 89.5  
 Abbreviations – T: typical, S: slow, F: fast corner 
 
TABLE III 
SNR OF DESIGNED SYSTEM AT DIFFERENT INPUT AND FEEDBACK LEVELS 
Feedback voltage 
(mV) (0dBFS) 
Input amplitude 
(mV) 
SNR (simulated 
with noise) (dB) 
SNR (measured) 
(dB) 
20 0.001 (-109.5dBFS*) 0.32 — 
#
 
20 14.14 (-3dBFS) 71.3 — 
#
 
50 35.36 (-3dBFS) 76.5 67.8 
100 70.71 (-3dBFS) 80.1 70.8 
300 212.13 (-3dBFS) 80.8 70.9 
* This is with respect to full-scale amplitude of 300 mV 
#  Could not be measured due to amplitude limitation of the test instrument 
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verified through comparative simulations). Nonetheless, the 
objective of this paper is not to outperform the state-of-the-art, 
but to illustrate the operational viability and performance of 
the proposed system architecture through accurate simulations 
and measurement. A further enhancement of its noise and 
power performance is feasible through application of various 
prevalent aggressive techniques for the corresponding aspects. 
VI. CONCLUSION 
A wide range of applications and surging demand of various 
sensors make it imperative to investigate the associated signal 
acquisition front-end circuitry in an attempt to enhance the 
performance of the overall system. In view of the advantages 
of using  ADC in readout front-end, this work proposes a 
M based compact signal acquisition system architecture. In 
this architecture, a DDA R-C integrator adapted to act as both 
instrumentation amplifier and as integrator of M loop has 
been proposed. Other signal acquisition functionalities, like 
balanced high input impedance and programmable gain for the 
input signal, low-pass filtering, and digitization have also been 
incorporated into the system. Further, difference between the 
transconductances of the DDA input pairs has been proposed 
to reduce the effect of input resistor thermal noise of the front-
end R-C integrator. Chopper modulation has been utilized as 
well in order to minimize the effect of Flicker noise. Thus, the 
proposed architecture is an aggregation of the entire signal 
acquisition system functions within the single block of M. 
This translates to a size, cost, and power efficient signal 
acquisition AFE for high precision applications, as verified 
through comprehensive simulation. Further, a robust operation 
across process corners has also been verified for the system. 
The design was fabricated in SCL 0.18-μm process. Post-
layout simulation as well as measured performance of the 
system has been presented along with a comparison of the 
same with that of reported similar Ms. Peak simulated SNR 
of 80 dB at a minimum input amplitude of 47 mV, and an 
overall dynamic range of about 109dBFS has been obtained 
for an input signal band of 1 kHz while consuming 100 μW of 
power. However, the measured SNR was found to be lower by 
about 9 dB. Improvement of noise and power aspects of the 
current version of AFE can be envisioned through the usage of 
alternative process, as well as by the application of established 
specialized techniques on constituent blocks of the system. 
The relatively low-frequency design presented here is for 
demonstrating the efficacy of the proposed topology, and is 
ideal for acquiring signal from sensors such as accelerometers, 
thermocouple, biosensors etc. However, it should be noted that 
the same signal acquisition system architecture can be adapted 
for higher operational frequencies as well. 
REFERENCES 
[1] W. Kester, Ed. Practical Design Techniques for Sensor Signal 
Conditioning, Analog Devices Inc., Norwood, MA, USA, 1999. 
[2] Overview of Sensor Signal Paths, Maxim Integrated Products, Inc., San 
Jose, CA, USA, 2010. 
[3] Analog Front-End Design for ECG Systems Using Delta-Sigma ADCs, 
Application Report, Texas Instruments Inc., Dallas, TX, USA, 2010. 
[4] J. M. de la Rosa, “Sigma-delta modulators: tutorial overview, design 
guide, and state-of-the-art survey,” IEEE Trans. Circuits Syst. I, Reg. 
Papers, vol. 58, no. 1, pp. 1–21, Jan. 2011. 
[5] S. Pavan, R. Schreier, and G. C. Temes, Understanding Delta-Sigma 
Data Converters, 2nd ed. Hoboken, NJ, USA: John Wiley & Sons, 2017. 
[6] J. M. de la Rosa and R. del Rio, CMOS Sigma-Delta Converters: 
Practical Design Guide, UK: John Wiley & Sons Ltd., 2013. 
[7] B. E. Boser and B. A. Woley, “The Design of sigma-delta modulation 
analog-to-digital converters,” IEEE J. Solid-State Circuits, vol. 23, no. 
6, pp. 1298–1308, Dec. 1988. 
[8] S. Pavan, N. Krishnapura, R. Pandarinathan, and P. Sankar, “A power 
optimized continuous-time  ADC for audio applications,” IEEE J. 
Solid-State Circuits, vol. 43, no. 2, pp. 351–360, Feb. 2008. 
[9] K. Nguyen, R. Adams, K. Sweetland, and H. Chen, “A 106-dB SNR 
hybrid oversampling analog-to-digital converter for digital audio,” IEEE 
J. Solid-State Circuits, vol. 40, no. 12, pp. 2408–2415, Dec. 2005. 
[10] Analog Signal Chain Guide, Texas Instruments Inc., TX, USA, 2013. 
[11] B. Baker, A Baker's Dozen: Real Analog Solutions for Digital 
Designers, Oxford, UK: Newnes (Elsevier), 2005. 
[12] L. H. Wang, T. Y. Chen, K. H. Lin, Q. Fang, and S. Y. Lee, 
“Implementation of a wireless ECG acquisition SoC for IEEE 802.15.4 
TABLE IV 
PERFORMANCE COMPARISON OF PROPOSED AFE WITH REPORTED SIMILAR MODULATORS 
Process BW fs OSR Power 
ENOB 
(bits) 
DR  
(dB) 
FOMS 
(dB) 
FOMW 
(pJ/conv) 
Differential input 
amplitude/range 
Chip  
active area 
Reference 
CMOS 
180 nm 
100 Hz 150 kHz 750 505 W 18 — 163 9.7 4.4 Vp-p 0.8 mm2 
Xu et al.,  
2015 [37] 
CMOS 
2000 nm 
1 kHz 500 kHz 250 940 W 13.8 84 144 32.9 5 Vp-p 2 mm2 
Nadeem et al., 
1994 [38] 
CMOS 
130nm  
150 Hz 2.2 MHz 7300 1.44 mW 18 112 162 18.3 3 Vp-p 0.4 mm2 
Fraisse et al.,  
2016 [39] 
CMOS  
180 nm 
256 Hz 57 kHz 111 13.3 W 11.7 83 156 7.8 1.4 Vp-p 0.51 mm2 
Cannillo et al., 
2011 [40] 
CMOS  
350 nm 
1 kHz 640 kHz 320 12.7 mW — 136 185 — 8.6 Vp-p 11.48 mm2 
Steiner et al.,  
2016 [41] 
CMOS  
700 nm 
100 Hz 300 kHz 1500 2 mW 12.8 82 129 1400 100 mVp-p 
3.3 mm2  
(with IO ring) 
Sarhangnejad  
et al., 2011 [42] 
CMOS  
150 nm 
2 kHz 320 kHz 80 96 W 11 68 141 14.6 0.7 Vp-p 1.02 mm2 
Garcia et al.,  
2013 [43] 
CMOS  
180 nm 
1 kHz 1 MHz 500 99.2 W 
 13.1* 
11.5 
 109*  179* 
 5.6* 
17.1 
peak SNR at  
141 mVp-p 
0.16 mm2 
This work  
(at VDD = 1.8V) 
CMOS  
180 nm 
1 kHz 1 MHz 500 67 W 
 12.9* 
11.8 
 109*  180* 
 4.4* 
9.3 
peak SNR at  
94 mVp-p 
0.16 mm2 
This work  
(at VDD = 1.2V) 
      * This is from post-layout simulation (taking device noise sources into account), rest are based on measurement 
 
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 
 
 
13 
(ZigBee) applications,” IEEE J. Biomed. Health Inform., vol. 19, no. 1, 
pp. 247–255, Jan. 2015. 
[13] G. Yang, L. Xie, M. Mantysalo, J. Chen, H. Tenhunen, and L. R. Zheng, 
“Bio-patch design and implementation based on a low-power system-on-
chip and paper-based inkjet printing technology,” IEEE Trans. Inf. 
Technol. Biomed., vol. 16, no. 6, pp. 1043–1050, Nov. 2012. 
[14] S. Ha, C. Kim, Y. M. Chi, A. Akinin, C. Maier, A. Ueno, and G. 
Cauwenberghs, “Integrated circuits and electrode interfaces for 
noninvasive physiological monitoring,” IEEE Trans. Biomed. Eng., vol. 
61, no. 5, pp. 1522–1537, May 2014. 
[15] K. Soundarapandian and M. Berarducci. Analog Front-End Design for 
ECG Systems Using Delta-Sigma ADCs, Texas Instruments Inc., Dallas, 
TX, USA, 2010. 
[16] L. Yan and J. Bae, “Challenges of physiological signal measurements 
using electrodes: fudamentals to understand the instrumentation,” IEEE 
Solid-State Circuits Mag., vol. 9, no. 4, pp. 90–97, Nov. 2017. 
[17] E. Sazonov and M. R. Neuman, Eds., Wearable Sensors: Fundamentals, 
Implementation and Applications, Oxford, UK: Academic Press, 2014. 
[18] J. Basu and P. Mandal, “An integrated signal acquisition cum 
conditioning system,” India patent appl. no. 1302/KOL/2015, Dec. 2015. 
[19] F. Gerfers, M. Ortmanns, and Y. Manoli, “A 1.5-V 12-bit power-
efficient continuous-time third-order  modulator,” IEEE J. Solid-State 
Circuits, vol. 38, no. 8, pp. 1343–1352, Aug. 2003. 
[20] A. Nikas, S. Jambunathan, L. Klein, M. Voelker, and M. Ortmanns, “A 
low distortion continuous time sigma delta modulator using a high input 
impedance instrumentation amplifier for neural recording,” Proc. 2018 
IEEE Biomed. Circuits and Systems Conf., Cleveland, OH, 2018, pp. 1-4. 
[21] D. Kim, J. Park, S. Kim, D. K. Jeong, and W. Kim, “A single chip Δ-Σ 
ADC with a built-in variable gain stage and DAC with a charge 
integrating subconverter for a 5 V 9600-B/S modem,” IEEE J. Solid-
State Circuits, vol. 30, no. 8, pp. 940–943, Aug. 1995. 
[22] J. Basu and P. Mandal, “Effect of switched-capacitor CMFB on the gain 
of fully differential op-amp for design of integrators,” Proc. IEEE Int. 
Symp. on Circuits and Systems, Florence, May. 2018, pp. 1–5. 
[23] D. A. Johns and K. Martin, Analog Integrated Circuit Design, UK: John 
Wiley & Sons Inc., 2008. 
[24] O. Choksi and L. R. Carley, “Analysis of switched-capacitor common-
mode feedback circuit,” IEEE Trans. Circuits Syst. II, Analog Digit. 
Signal Process., vol. 50, no. 12, pp. 906–917, Dec. 2003. 
[25] H. Park, K. Y. Nam, D. K. Su, K. Vleugels, and B. A. Wooley, “A 0.7-V 
870-μW digital-audio CMOS sigma-delta modulator,” IEEE J. Solid-
State Circuits, vol. 44, no. 4, pp. 1078–1088, Apr. 2009.  
[26] S. Pavan, “Analysis of chopped integrators, and its application to 
continuous-time delta-sigma modulator design,” IEEE Trans. Circuits 
Syst. I, Reg. Papers, vol. 64, no. 8, pp. 1953–1965, Aug. 2017. 
[27] D. A. Kerth and D. S. Piasecki, “An oversampling converter for strain 
gauge transducers,” IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 
1689–1696, Dec. 1992. 
[28] C. B. Wang, “A 20-bit 25-kHz delta-sigma A/D converter utilizing a 
frequency-shaped chopper stabilization scheme,” IEEE J. Solid-State 
Circuits, vol. 36, no. 3, pp. 566–569, Mar. 2001. 
[29] E. M. Spinelli, R. Pallas-Areny, and M. A. Mayosky, “AC-coupled 
front-end for biopotential measurements,” IEEE Trans. Biomed. Eng., 
vol. 50, no. 3, pp. 391–395, Mar. 2003. 
[30] V. F. Dias, G. Palmisano, and F. Maloberti, “Noise in mixed continuous-
time switched-capacitor sigma-delta modulators,” IEE Proc. G - 
Circuits, Devices and Systems, vol. 139, no. 6, pp. 680–684, Dec. 1992. 
[31] P. M. Figueiredo and J. C. Vital “Kickback noise reduction techniques 
for CMOS latched comparators,” IEEE Trans. Circuits Syst. II, Express 
Briefs, vol. 53, no. 7, pp. 541–545, Jul. 2006. 
[32] R. del Rio et al., CMOS Cascade Sigma-Delta Modulators for Sensors 
and Telecom, Netherlands: Springer, 2006. 
[33] J. Ruiz-Amaya , M. Delgado-Restituto, and A. Rodríguez-Vázquez, 
“Case study: design of a 10bit@60MS pipeline ADC,” in Device-Level 
Modeling and Synthesis of High-Performance Pipeline ADCs, New 
York, NY, USA: Springer, 2011, pp. 105–170. 
[34] P. Larsson, “Resonance and damping in CMOS circuits with on-chip 
decoupling capacitance,” IEEE Trans. Circuits Syst. I, Fundam. Theory 
Appl., vol. 45, no. 8, pp. 849–858, Aug. 1998. 
[35] J. Basu, “From design to tape-out in SCL 180 nm CMOS integrated 
circuit fabrication technology,” IETE Journal of Education, vol. 60, no. 
2, Sep. 2019, DOI: 10.1080/09747338.2019.1657787 
[36] Appl. Notes on Direct Time-Domain Noise Analysis Using Virtuoso 
Spectre, Cadence Design Systems, Inc., San Jose, CA, Jul. 2006. 
[37] L. Xu, B. Gonen, Q. Fan, J. H. Huijsing, and K. A. A. Makinwa, “A 
110dB SNR ADC with ±30V input common-mode range and 8μV offset 
for current sensing applications,” IEEE Int. Solid-State Circuits Conf. 
Dig. Tech. Papers, San Francisco, CA, Apr. 2009, pp. 90–91. 
[38] S. Nadeem, C. G. Sodini, and H. S. Lee, “16-channel oversampled 
analog-to-digital converter,” IEEE J. Solid-State Circuits, vol. 29, no. 9, 
pp. 1077–1085, Sep. 1994. 
[39] C. Fraisse and A. Nagari, “A ΣΔ sense chain using chopped integrators 
for ultra-low-noise MEMS system,” Proc. 42nd European Solid-State 
Circuits Conf., Lausanne, 2016, pp. 153–156. 
[40] F. Cannillo, E. Prefasi, L. Hernández, E. Pun, F. Yazicioglu, and C. Van 
Hoof, “1.4V 13μW 83dB DR CT-ΣΔ modulator with dual-slope 
quantizer and PWM DAC for biopotential signal acquisition,” Proc. 
37th European Solid-State Circuits Conf., Helsinki, 2011, pp. 267–270. 
[41] M. Steiner and N. Greer, “A 22.3b 1kHz 12.7mW switched-capacitor ΔΣ 
modulator with stacked split-steering amplifiers,” IEEE Int. Solid-State 
Circ. Conf. Dig. Tech. Papers, San Francisco, CA, 2016, pp. 284-286. 
[42] N. Sarhangnejad, R. Wu, Y. Chae, and K. A. A. Makinwa, “A 
continuous-time ΣΔ modulator with a Gm-C input stage, 120-dB CMRR 
and -87 dB THD,” Proc. IEEE Asian Solid-State Circuits Conf., Jeju, 
2011, pp. 245–248. 
[43] J. Garcia, S. Rodriguez, and A. Rusu, “A low-power CT Incremental 3rd 
order ΣΔ ADC for biosensor applications,” IEEE Trans. Circuits Syst. I, 
Reg. Papers, vol. 60, no. 1, pp. 25–36, Jan. 2013. 
 
 
 
 
 
